Partner Certification & Solutions Catalog


BSD Compiler V-2023.12

    BSD Compiler is an automated tool for the synthesis and verification of boundary scan logic in ASICs and ICs within the Design Compiler synthesis environment. It synthesizes boundary scan from user's RTL description utilizing DesignWare JTAG components. After synthesis, a compliance checker in the tool verifies the boundary scan logic for compliance to the IEEE 1149.1 standard. The tool automatically creates a boundary scan description language (BSDL) file for board-level test and generates functional and DC parametric vectors for manufacturing test.

							
							
							
							
						
  • Category Engineering
  • Highlights
  • Platform SLES 15
  • Hardware Architecture x86-64
  • Certification SUSE Ready

Other Versions

BSD Compiler L-2016.03

  • Platform SLES 12, SLES 11
  • Hardware Architecture x86-64
  • Certification SUSE Ready
  • Highlights